Product Summary
The 74HC597D is a high-speed Si-gate CMOS device. It is pin compatible with low power Schottky TTL(LSTTL). The device is specified in compliance with JEDEC standard no. 7A.
Parametrics
Quick reference data: (1)propagation delay(CL = 15 pF; VCC =5V):SHCP to Q:17ns, STCP to Q:25ns, PL to Q:21ns; (2)maximum clock frequency SHCP:96MHz; (3)input capacitance:3.5pF; (4)power dissipation capacitance per package:29pF.
Features
Features: (1)8-bit parallel storage register inputs; (2)Shift register has direct overriding load and clear; (3)Output capability: standard; (4)ICC category: MSI.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74HC597D |
NXP Semiconductors |
Counter Shift Registers 8BIT SHIFT REGISTER W/INPUT LATCH |
Data Sheet |
Negotiable |
|
|||||||||||||
74HC597D,652 |
NXP Semiconductors |
Counter Shift Registers 8BIT SHIFT REGISTER |
Data Sheet |
|
|
|||||||||||||
74HC597DB,112 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REGISTER |
Data Sheet |
|
|
|||||||||||||
74HC597DB,118 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG W/INPUT LATCH |
Data Sheet |
|
|
|||||||||||||
74HC597D,653 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG W/INPUT LATCH |
Data Sheet |
|
|
|||||||||||||
74HC597DB |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REGISTER |
Data Sheet |
Negotiable |
|